

EUVL HVM Insertion Timing and Scaling

Panel Discussion
2012 International Workshop on EUV Lithography
June 6, 2012, Maui, Hawaii

The Panelists

Yan Borodovsky, Senior Fellow, Lithography, Intel Corp

Takashi Kamo San, Toshiba Corp

Pavitter Mangat, Global Foundries

EUV HVM by Device = f (TPT, Die-Size, Scaling Path, COO)

TPT # Layers

120 > 10

100

80 > 4

60 1 - 2

40

Acceptable TPT Zone?

IDM



≤ 1xnm Node

Foundry

1xnm Node

DRAM

2xnm HP



6.8nm
13.5nm NA Scaling
13.5nm DPT

2013

2014

2015

2016

2017

2018

Topic 1

Topic 1

Timing of EUV HVM Insertion for the Industry?

Minimum Throughput Needs?

By Device

- NAND
- DRAM
- IDM
- Foundry

By Function

- Line/Space
- CON/Via

EUV Ecosystem Requirements:- Changes relative to 193nm infrastructure and critical issues to resolve.

EUV Infrastructure	Current	Requirements	Challenges
Source IF, Watts/Uptime	~30W	100-200 Watts/85%	Timing
Mask Defects Inspection/Metrology	10 @ 60nm	0.01 @20nm 0 Die Yield Loss	“Printability” Fab & Maskshop
Mask HVM Lifetime		0 printable defects & Reflectivity Change Per x Runs.	Effective Cleans Reflectivity, Flatness
Resist Resolution LWR Dose to Size	16nm 3 σ =3nm 33mJ/cm ²	<16nm 3 σ <1nm (\leq 1xnm Node) 10mJ/cm ² at Min.CD.	
Pattern Collapse		0 Integrated Defects >10% EL at 200nm DOF	Plasma Cleans, Highly Selective Films/Etches, Interface Control

Acknowledgements:Sematech/Intel/Global-Foundries
Topic 2

Topic 2

EUV Ecosystem Requirements?

- Changes relative to 193nm infrastructure and critical issues to resolve.

Minimum Requirements?

- Source Power
- OPC needs
- Mask Requirements (Defects, cleans and Metrology)
- Resist Issues

EUVL 5-7nm ITRS Node Scaling Paths (2017-2020)

EUV Scaling Paths	Issues/Challenges (450mm?)
8-12nm HP Patterning Paths with EUVL for 2017-2020	
13.5nm Double Patterning, Lower K1	193nm Like RET (ePSM,aPSM?),COO
13.5nm >0.5 “Hyper NA”	Power Loss
6.8nm Beyond EUV (Soft X-rays)	Time, New Infrastructure

	Source	Mirrors	Peak R%
13.5nm	Sn	Mo/Si/B4C	>70%
6.Xnm	Tb/Gad	LaN/B4C	Empirical?
4x Multi-Layer Stacks Needed at 6.xnm, Much Smaller Spectral band-Width, Increased Interface Complexity			

Topic 3



Topic 3

EUVL scaling paths to meet the ITRS timelines for 5-7nm nodes (2017-2020)?

- Lower K1/Double Patterning
- NA scaling to $NA > 0.5$
- 6.8nm Soft X-ray Lithography
New infrastructure (optics, resists, power requirements again)


BackUp

1X Planar NAND Scaling Slowing 3D NAND Development Ramps Up ...



➤ Planar NAND Ends Around 13-15nm

➤ 3D Memory Stays at >40nm Lithography and Scales Vertically



3D NAND Scales Vertically, Bypasses Litho Scaling

Acknowledgements:- International Memory Workshops